ICE3028S13.Schedule History

Show minor edits - Show changes to output

June 10, 2013, at 04:10 PM by 121.169.40.164 -
Changed line 133 from:
(:cell align=left valign=top :) Project #2 Final Presentation (16:30~)
to:
(:cell align=left valign=top :) Project #2 Final Presentation (85529, 16:30~)
June 07, 2013, at 04:21 PM by 115.145.179.182 -
Added lines 132-135:
(:cellnr align=center valign=top :) 6/11 (Tu)
(:cell align=left valign=top :) Project #2 Final Presentation (16:30~)
(:cell align=center valign=top :)
(:cell align=center valign=top :)
Deleted lines 138-141:
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/X (?)
(:cell align=left valign=top :) Project #2 Presentation
(:cell align=center valign=top :)
June 04, 2013, at 11:53 AM by 115.145.179.182 -
Changed line 109 from:
(:cell align=left valign=top :) [[Attach:12-membus.pdf|Memory & Bus]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:12-membus.pdf|Memory & Bus]]
Changed line 125 from:
(:cell align=left valign=top :) Operating Systems
to:
(:cell align=left valign=top :) [[Attach:14-os.pdf|Operating Systems]] http://csl.skku.edu/images/new.gif
Changed line 129 from:
(:cell align=left valign=top :) Scheduling
to:
(:cell align=left valign=top :) [[Attach:15-sched.pdf|Scheduling]] http://csl.skku.edu/images/new.gif
Changed line 133 from:
(:cell align=left valign=top :) Power Management
to:
(:cell align=left valign=top :) [[Attach:16-power.pdf|Power Management]] http://csl.skku.edu/images/new.gif
June 02, 2013, at 02:33 PM by 115.145.179.182 -
Added lines 121-124:
(:cell align=left valign=top :) Class cancelled
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/5 (W)
Deleted lines 127-130:
(:cellnr align=center valign=top :) 6/5 (W)
(:cell align=left valign=top :) Scheduling
(:cell align=center valign=top :) Chap. 6
(:cell align=center valign=top :)
Changed lines 129-130 from:
(:cell align=left valign=top :) Project #2 Presentation
(:cell align=center valign=top :)
to:
(:cell align=left valign=top :) Scheduling
(:cell align=center valign=top :) Chap. 6
Added lines 135-138:
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/X (?)
(:cell align=left valign=top :) Project #2 Presentation
(:cell align=center valign=top :)
May 31, 2013, at 08:03 AM by 115.145.179.182 -
Changed line 137 from:
(:cell align=left valign=top :) %red%Final exam%%
to:
(:cell align=left valign=top :) -
Changed line 141 from:
(:cell align=left valign=top :) -
to:
(:cell align=left valign=top :) %red%Final exam%%
May 24, 2013, at 12:07 PM by 115.145.179.182 -
Changed line 105 from:
(:cell align=left valign=top :) [[Attach:11-io.pdf|Input/Output]] (At #85531) http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:11-io.pdf|Input/Output]] (At #85531)
May 24, 2013, at 12:07 PM by 115.145.179.182 -
Changed line 117 from:
(:cell align=left valign=top :) I/O Devices & Debugging
to:
(:cell align=left valign=top :) [[Attach:13-iodebug.pdf|I/O Devices & Debugging]] http://csl.skku.edu/images/new.gif
May 21, 2013, at 04:12 PM by 115.145.179.182 -
Changed lines 1-2 from:
8!! ICE3028: Embedded Systems Design (Spring 2013)
to:
!! ICE3028: Embedded Systems Design (Spring 2013)
Deleted line 85:
http://csl.skku.edu/images/new.gif
Changed line 101 from:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]]
Changed line 109 from:
(:cell align=left valign=top :) Memory & Bus
to:
(:cell align=left valign=top :) [[Attach:12-membus.pdf|Memory & Bus]] http://csl.skku.edu/images/new.gif
May 19, 2013, at 09:24 AM by 115.145.179.182 -
Changed line 102 from:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]] (At #85531) http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]] http://csl.skku.edu/images/new.gif
Changed line 106 from:
(:cell align=left valign=top :) [[Attach:11-io.pdf|Input/Output]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:11-io.pdf|Input/Output]] (At #85531) http://csl.skku.edu/images/new.gif
May 19, 2013, at 09:24 AM by 115.145.179.182 -
Changed line 94 from:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (At #85531) http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (At #85531)
Changed line 102 from:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]] (At #85531) http://csl.skku.edu/images/new.gif
Changed line 106 from:
(:cell align=left valign=top :) Input/Output
to:
(:cell align=left valign=top :) [[Attach:11-io.pdf|Input/Output]] http://csl.skku.edu/images/new.gif
May 19, 2013, at 04:48 AM by 115.145.179.182 -
Changed line 81 from:
(:cell align=left valign=top :) [[Attach:8-design.pdf|Designing Embedded Systems]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:8-design.pdf|Designing Embedded Systems]]
Changed line 102 from:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]]
to:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]] http://csl.skku.edu/images/new.gif
May 14, 2013, at 05:22 PM by 115.145.179.182 -
Changed line 97 from:
(:cellnr align=center valign=top :) 5/14 (Tue)
to:
(:cellnr align=center valign=top :) 5/14 (Tu)
Changed line 102 from:
(:cell align=left valign=top :) ARM Instruction Set Architecture
to:
(:cell align=left valign=top :) [[Attach:10-armisa.pdf|ARM Instruction Set Architecture]]
May 07, 2013, at 05:05 AM by 216.237.31.110 -
Changed lines 94-95 from:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (At #85531)http://csl.skku.edu/images/new.gif
(:cell align=center valign=top :) Chap. 2
to:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (At #85531) http://csl.skku.edu/images/new.gif
(:cell align=center valign=top :) Chap. 2
May 07, 2013, at 05:03 AM by 216.237.31.110 -
Changed line 94 from:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (85531 , 15:00 ~)http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (At #85531)http://csl.skku.edu/images/new.gif
Changed line 96 from:
(:cell align=center valign=top :
to:
(:cell align=center valign=top :)
Changed line 98 from:
(:cell align=left valign=top :) %blue%Project #2 Proposal (85529 , 16:30 ~)
to:
(:cell align=left valign=top :) %blue%Project #2 Proposal (At #85529, 16:30 ~)
Deleted line 149:
May 07, 2013, at 01:51 AM by 115.145.179.244 -
Changed line 94 from:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] (85531 , 15:00 ~)http://csl.skku.edu/images/new.gif
May 07, 2013, at 12:51 AM by 115.145.179.244 -
Changed line 98 from:
(:cell align=left valign=top :) %blue%Project #2 Proposal
to:
(:cell align=left valign=top :) %blue%Project #2 Proposal (85529 , 16:30 ~)
May 07, 2013, at 12:50 AM by 115.145.179.244 -
Changed lines 1-2 from:
!! ICE3028: Embedded Systems Design (Spring 2013)
to:
8!! ICE3028: Embedded Systems Design (Spring 2013)
Changed lines 96-100 from:
(:cell align=center valign=top :)
to:
(:cell align=center valign=top :
(:cellnr align=center valign=top :) 5/14 (Tue)
(:cell align=left valign=top :) %blue%Project #2 Proposal
(:cell align=center valign=top :)
(:cell align=center valign=top :)
Deleted lines 104-107:
(:cellnr align=center valign=top :) 5/Z (?)
(:cell align=left valign=top :) Project #2 Proposal
(:cell align=center valign=top :)
(:cell align=center valign=top :)
May 04, 2013, at 06:18 AM by 115.145.179.182 -
Changed line 94 from:
(:cell align=left valign=top :) ARM Processor
to:
(:cell align=left valign=top :) [[Attach:9-arm.pdf|ARM Processor]] http://csl.skku.edu/images/new.gif
May 03, 2013, at 02:54 AM by 115.145.179.244 -
May 03, 2013, at 02:52 AM by 115.145.179.244 -
Deleted line 77:
http://csl.skku.edu/images/new.gif
Added line 86:
http://csl.skku.edu/images/new.gif
May 03, 2013, at 02:52 AM by 115.145.179.244 -
May 03, 2013, at 02:52 AM by 115.145.179.244 -
Changed line 86 from:
(:cell align=left valign=top :) Project #2 Suggestions
to:
(:cell align=left valign=top :) [[Attach:Project2-Candidate.pdf|Project #2 Suggestions]]
May 02, 2013, at 05:01 AM by 115.145.179.182 -
Changed lines 102-103 from:
(:cell align=left valign=top :) Class cancelled
(:cell align=center valign=top :) Project #2 Proposal
to:
(:cell align=left valign=top :) Project #2 Proposal
(:cell align=center valign=top :)
May 02, 2013, at 05:01 AM by 115.145.179.182 -
Changed lines 90-91 from:
(:cell align=left valign=top :) ARM Processor
(:cell align=center valign=top :) Chap. 2
to:
(:cell align=left valign=top :) Class cancelled
Added line 92:
(:cell align=center valign=top :)
Changed lines 94-95 from:
(:cell align=left valign=top :) Project #2 Proposal Deadline
to:
(:cell align=left valign=top :) ARM Processor
(:cell align=center valign=top :) Chap. 2
Deleted line 96:
(:cell align=center valign=top :)
Added lines 101-104:
(:cellnr align=center valign=top :) 5/Z (?)
(:cell align=left valign=top :) Class cancelled
(:cell align=center valign=top :) Project #2 Proposal
(:cell align=center valign=top :)
April 30, 2013, at 03:41 PM by 115.145.179.182 -
Changed line 65 from:
(:cell align=left valign=top :) [[Attach:7-sss.pdf|Solid State Storage Technologies]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:7-sss.pdf|Solid State Storage Technologies]]
April 30, 2013, at 03:41 PM by 115.145.179.182 -
Changed line 49 from:
(:cell align=left valign=top :) [[Attach:5-ftl2.pdf|Flash Translation Layers (FTLs) II]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:5-ftl2.pdf|Flash Translation Layers (FTLs) II]]
Changed line 57 from:
(:cell align=left valign=top :) [[Attach:6-ftl3.pdf|Flash Translation Layers III]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:6-ftl3.pdf|Flash Translation Layers III]]
Changed line 82 from:
(:cell align=left valign=top :) Designing Embedded Systems
to:
(:cell align=left valign=top :) [[Attach:8-design.pdf|Designing Embedded Systems]] http://csl.skku.edu/images/new.gif
April 24, 2013, at 11:06 AM by 115.145.179.244 -
Deleted line 45:
http://csl.skku.edu/images/new.gif
Deleted line 53:
http://csl.skku.edu/images/new.gif
Changed lines 77-78 from:
(:cell align=left valign=top :) Lab 7: Project #1 Q&A, Kernel-Based FTL
to:
(:cell align=left valign=top :) [[Attach:lab7-kernel-based.pdf|Lab 7: Project #1 Q&A, Kernel-Based FTL]]
http://csl.skku.edu/images/new.gif
April 06, 2013, at 03:42 PM by 115.145.179.182 -
Changed line 67 from:
(:cell align=left valign=top :) Solid State Storage Technologies
to:
(:cell align=left valign=top :) [[Attach:7-sss.pdf|Solid State Storage Technologies]] http://csl.skku.edu/images/new.gif
April 06, 2013, at 03:18 PM by 115.145.179.182 -
Changed line 41 from:
(:cell align=left valign=top :) [[Attach:4-ftl1.pdf|Flash Translation Layers (FTLs) I]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:4-ftl1.pdf|Flash Translation Layers (FTLs) I]]
Changed line 59 from:
(:cell align=left valign=top :) [[Attach:6-ftl3.pdf|Flash Translation Layers III]]
to:
(:cell align=left valign=top :) [[Attach:6-ftl3.pdf|Flash Translation Layers III]] http://csl.skku.edu/images/new.gif
April 06, 2013, at 03:17 PM by 115.145.179.182 -
Changed line 59 from:
(:cell align=left valign=top :) Flash Translation Layers III
to:
(:cell align=left valign=top :) [[Attach:6-ftl3.pdf|Flash Translation Layers III]]
April 04, 2013, at 07:08 AM by 115.145.179.244 -
Deleted line 37:
http://csl.skku.edu/images/new.gif
Changed lines 54-55 from:
(:cell align=left valign=top :) Lab 5: Reliability issues
to:
(:cell align=left valign=top :) [[Attach:lab5-reliability.pdf|Lab 5: Reliability issues]]
http://csl.skku.edu/images/new.gif
March 31, 2013, at 12:30 PM by 115.145.179.182 -
Changed line 33 from:
(:cell align=left valign=top :) [[Attach:3-nand.pdf|NAND Flash Memory]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:3-nand.pdf|NAND Flash Memory]]
Changed line 51 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) II
to:
(:cell align=left valign=top :) [[Attach:5-ftl2.pdf|Flash Translation Layers (FTLs) II]] http://csl.skku.edu/images/new.gif
March 27, 2013, at 02:56 AM by 115.145.179.244 -
Deleted line 29:
http://csl.skku.edu/images/new.gif
Changed lines 46-47 from:
(:cell align=left valign=top :) Lab 4: GreedyFTL
to:
(:cell align=left valign=top :) [[Attach:lab4-greedy.pdf|Lab 4: GreedyFTL]]
http://csl.skku.edu/images/new.gif
March 26, 2013, at 08:56 AM by 115.145.179.182 -
Changed line 43 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) I
to:
(:cell align=left valign=top :) [[Attach:4-ftl1.pdf|Flash Translation Layers (FTLs) I]] http://csl.skku.edu/images/new.gif
March 22, 2013, at 03:32 AM by 115.145.179.244 -
Changed line 25 from:
(:cell align=left valign=top :) [[Attach:2-sata.pdf|Serial ATA (SATA) Interface]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:2-sata.pdf|Serial ATA (SATA) Interface]]
Changed lines 38-39 from:
(:cell align=left valign=top :) Lab 3: TutorialFTL
to:
(:cell align=left valign=top :) [[Attach:lab3-tutorial.pdf|Lab 3: TutorialFTL]]
http://csl.skku.edu/images/new.gif
March 15, 2013, at 06:09 AM by 115.145.179.182 -
Changed line 34 from:
(:cell align=left valign=top :) NAND Flash Memory
to:
(:cell align=left valign=top :) [[Attach:3-nand.pdf|NAND Flash Memory]] http://csl.skku.edu/images/new.gif
March 13, 2013, at 10:54 AM by 115.145.179.244 -
Deleted line 21:
http://csl.skku.edu/images/new.gif
Changed lines 29-30 from:
(:cell align=left valign=top :) Lab 2: DummyFTL
to:
(:cell align=left valign=top :)[[Attach: lab2-dummy.pdf|Lab 2: Dummy FTL]]
http://csl.skku.edu/images/new.gif
March 12, 2013, at 06:44 AM by 115.145.179.182 -
Changed line 13 from:
(:cell align=left valign=top :) [[Attach:0-ice3028.pdf|Course outline]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:0-ice3028.pdf|Course outline]]
March 12, 2013, at 06:44 AM by 115.145.179.182 -
Changed line 17 from:
(:cell align=left valign=top :) [[Attach:1-intro.pdf|Introduction to Embedded Systems]] http://csl.skku.edu/images/new.gif
to:
(:cell align=left valign=top :) [[Attach:1-intro.pdf|Introduction to Embedded Systems]]
Changed line 26 from:
(:cell align=left valign=top :) Serial ATA (SATA) Interface
to:
(:cell align=left valign=top :) [[Attach:2-sata.pdf|Serial ATA (SATA) Interface]] http://csl.skku.edu/images/new.gif
March 08, 2013, at 03:25 AM by 115.145.179.244 -
Changed lines 21-22 from:
(:cell align=left valign=top :) Lab 1: Introduction to the Jasmine OpenSSD Platform
(:cell align=center valign=top :) [[Attach: lab1-intro.pdf|Lab1]]
to:
(:cell align=left valign=top :) [[Attach: lab1-intro.pdf|Lab 1: Introduction to the Jasmine OpenSSD Platform]]
http
://csl.skku.edu/images/new.gif
(:
cell align=center valign=top :)
March 08, 2013, at 03:24 AM by 115.145.179.244 -
Changed line 22 from:
(:cell align=center valign=top :)
to:
(:cell align=center valign=top :) [[Attach: lab1-intro.pdf|Lab1]]
March 08, 2013, at 02:52 AM by 115.145.179.244 -
Changed line 61 from:
(:cell align=left valign=top :) Lab 6: Project #1: Log block scheme
to:
(:cell align=left valign=top :) Lab 6: Project #1: Log Block Scheme
Changed line 77 from:
(:cell align=left valign=top :) Lab 7: Project #1 Q&A, kernel-based FTL
to:
(:cell align=left valign=top :) Lab 7: Project #1 Q&A, Kernel-Based FTL
Changed line 93 from:
(:cell align=left valign=top :) Project #2 Proposal deadline
to:
(:cell align=left valign=top :) Project #2 Proposal Deadline
March 05, 2013, at 01:59 PM by 115.145.179.182 -
Changed line 17 from:
(:cell align=left valign=top :) [[Attach:1-intro.pdf|Introduction to Embedded Systems]]
to:
(:cell align=left valign=top :) [[Attach:1-intro.pdf|Introduction to Embedded Systems]] http://csl.skku.edu/images/new.gif
March 05, 2013, at 01:58 PM by 115.145.179.182 -
Changed line 17 from:
(:cell align=left valign=top :) [[Attach:1-introd.pdf|Introduction to Embedded Systems]]
to:
(:cell align=left valign=top :) [[Attach:1-intro.pdf|Introduction to Embedded Systems]]
March 05, 2013, at 01:57 PM by 115.145.179.182 -
Changed line 17 from:
(:cell align=left valign=top :) Introduction to Embedded Systems
to:
(:cell align=left valign=top :) [[Attach:1-introd.pdf|Introduction to Embedded Systems]]
March 04, 2013, at 01:10 PM by 115.145.179.182 -
Changed line 13 from:
(:cell align=left valign=top :) Course outline
to:
(:cell align=left valign=top :) [[Attach:0-ice3028.pdf|Course outline]] http://csl.skku.edu/images/new.gif
March 04, 2013, at 01:01 PM by 115.145.179.182 -
Changed line 85 from:
(:cell align=left valign=top :) Project #2 Proposal
to:
(:cell align=left valign=top :) Project #2 Suggestions
March 04, 2013, at 01:00 PM by 115.145.179.182 -
Changed line 37 from:
(:cell align=left valign=top :) Lab 3: Tutorial FTL
to:
(:cell align=left valign=top :) Lab 3: TutorialFTL
Changed line 45 from:
(:cell align=left valign=top :) Lab 4: Greedy FTL
to:
(:cell align=left valign=top :) Lab 4: GreedyFTL
March 04, 2013, at 12:59 PM by 115.145.179.182 -
Changed line 65 from:
(:cell align=left valign=top :) Designing Embedded Systems
to:
(:cell align=left valign=top :) Solid State Storage Technologies
Changed lines 81-82 from:
(:cell align=left valign=top :) ARM Processor
to:
(:cell align=left valign=top :) Designing Embedded Systems
(:cell align=center valign=top :) Chap. 1
Deleted line 83:
(:cell align=center valign=top :)
Changed lines 89-90 from:
(:cell align=left valign=top :) ARM Instruction Set Architecture
to:
(:cell align=left valign=top :) ARM Processor
(:cell align=center valign=top :) Chap. 2
Deleted line 91:
(:cell align=center valign=top :)
Changed lines 97-98 from:
(:cell align=left valign=top :)
(:cell align=center valign=top :) Input/Output
to:
(:cell align=left valign=top :) ARM Instruction Set Architecture
(:cell
align=center valign=top :) Chap. 2
Added lines 101-104:
(:cell align=left valign=top :) Input/Output
(:cell align=center valign=top :) Chap. 3
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/22 (W)
Changed line 106 from:
(:cell align=center valign=top :)
to:
(:cell align=center valign=top :) Chap. 4
Deleted lines 107-110:
(:cellnr align=center valign=top :) 5/22 (W)
(:cell align=left valign=top :) I/O Devices & Debugging
(:cell align=center valign=top :)
(:cell align=center valign=top :)
Changed lines 113-114 from:
(:cell align=left valign=top :) Scheduling
to:
(:cell align=left valign=top :) I/O Devices & Debugging
(:cell align=center valign=top :) Chap. 4
Deleted line 115:
(:cell align=center valign=top :)
Changed lines 117-118 from:
(:cell align=left valign=top :) Power Management
(:cell align=center valign=top :)
to:
(:cell align=left valign=top :) Operating Systems
(:cell align=center valign=top :) Chap. 6
Changed lines 121-122 from:
(:cell align=left valign=top :)
(:cell align=center valign=top :)
to:
(:cell align=left valign=top :) Scheduling
(:cell align=center valign=top :) Chap. 6
Changed lines 129-130 from:
(:cell align=left valign=top :)
(:cell align=center valign=top :)
to:
(:cell align=left valign=top :) Power Management
(:cell align=center valign=top :) Chap. 3
March 04, 2013, at 12:55 PM by 115.145.179.182 -
Changed line 25 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Serial ATA (SATA) Interface
Changed line 33 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) NAND Flash Memory
Changed line 41 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) I
Changed line 49 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) II
Changed line 57 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Flash Translation Layers III
Changed line 65 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Designing Embedded Systems
Changed line 81 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) ARM Processor
Changed line 89 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) ARM Instruction Set Architecture
Changed line 98 from:
(:cell align=center valign=top :)
to:
(:cell align=center valign=top :) Input/Output
Changed line 101 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Memory & Bus
Changed line 105 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) I/O Devices & Debugging
Changed line 113 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Scheduling
Changed line 117 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Power Management
March 04, 2013, at 08:35 AM by 115.145.179.244 -
Changed line 85 from:
(:cell align=left valign=top :) Lab 8: Project #2 Proposal
to:
(:cell align=left valign=top :) Project #2 Proposal
Changed line 93 from:
(:cell align=left valign=top :)
to:
(:cell align=left valign=top :) Project #2 Proposal deadline
March 04, 2013, at 08:33 AM by 115.145.179.244 -
Changed lines 25-26 from:
(:cell align=left valign=top :) Designing Embedded Systems
(:cell align=center valign=top :) Chap. 1
to:
(:cell align=left valign=top :)
(:cell
align=center valign=top :)
Changed line 33 from:
(:cell align=left valign=top :) Serial ATA (SATA) Interface
to:
(:cell align=left valign=top :)
Changed line 37 from:
(:cell align=left valign=top :) Lab 3: Iometer
to:
(:cell align=left valign=top :) Lab 3: Tutorial FTL
Changed line 41 from:
(:cell align=left valign=top :) Serial ATA (SATA) Interface (con'td)
to:
(:cell align=left valign=top :)
Changed line 45 from:
(:cell align=left valign=top :) Lab 4: TutorialFTL
to:
(:cell align=left valign=top :) Lab 4: Greedy FTL
Changed line 49 from:
(:cell align=left valign=top :) NAND Flash Memory
to:
(:cell align=left valign=top :)
Changed line 53 from:
(:cell align=left valign=top :) Lab 5: GreedyFTL
to:
(:cell align=left valign=top :) Lab 5: Reliability issues
Changed line 57 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) I
to:
(:cell align=left valign=top :)
Changed line 61 from:
(:cell align=left valign=top :) Lab 6: GreedyFTL (cont'd)
to:
(:cell align=left valign=top :) Lab 6: Project #1: Log block scheme
Changed line 65 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) II
to:
(:cell align=left valign=top :)
Changed line 77 from:
(:cell align=left valign=top :) Lab 7: GreedyFTL (cont'd)
to:
(:cell align=left valign=top :) Lab 7: Project #1 Q&A, kernel-based FTL
Changed line 81 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) III
to:
(:cell align=left valign=top :)
Changed lines 85-86 from:
(:cell align=left valign=top :) ARM Processor
(
:cell align=center valign=top :) Chap. 2
to:
(:cell align=left valign=top :) Lab 8: Project #2 Proposal
Added line 87:
(:cell align=center valign=top :)
Changed lines 89-90 from:
(:cell align=left valign=top :) ARM Instruction Set Architecture
(:cell align=center valign=top :) Chap. 2
to:
(:cell align=left valign=top :)
Added line 91:
(:cell align=center valign=top :)
Changed lines 93-94 from:
(:cell align=left valign=top :) Input/Output
(:cell align=center valign=top :) Chap. 3
to:
(:cell align=left valign=top :)
Added line 95:
(:cell align=center valign=top :)
Changed line 97 from:
(:cell align=left valign=top :) Invited Talk
to:
(:cell align=left valign=top :)
Changed line 101 from:
(:cell align=left valign=top :) Project #2 Proposal
to:
(:cell align=left valign=top :)
Changed lines 105-106 from:
(:cell align=left valign=top :) Memory & Bus
(:cell
align=center valign=top :) Chap. 4
to:
(:cell align=left valign=top :)
(:cell
align=center valign=top :)
Changed lines 109-110 from:
(:cell align=left valign=top :) I/O Devices & Debugging
(:cell align=center valign=top :) Chap. 4
to:
(:cell align=left valign=top :) Project #2 Progress report
(:cell align=center valign=top :)
Changed lines 113-114 from:
(:cell align=left valign=top :) Operating systems
(:cell align=center valign=top :) Chap. 4
to:
(:cell align=left valign=top :)
Added line 115:
(:cell align=center valign=top :)
Changed line 117 from:
(:cell align=left valign=top :) Project #2 Progress report
to:
(:cell align=left valign=top :)
Changed lines 121-122 from:
(:cell align=left valign=top :) Scheduling
(:cell align=center valign=top :) Chap. 6
to:
(:cell align=left valign=top :)
(:cell align=center valign=top :)
Deleted lines 124-127:
(:cell align=left valign=top :) Power management
(:cell align=center valign=top :) Chap. 6
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/12 (W)
Added lines 126-129:
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/12 (W)
(:cell align=left valign=top :)
March 04, 2013, at 07:45 AM by 115.145.179.182 -
Changed lines 21-22 from:
(:cell align=left valign=top :) Designing Embedded Systems
(:cell align=center valign=top :) Chap. 1
to:
(:cell align=left valign=top :) Lab 1: Introduction to the Jasmine OpenSSD Platform
Added line 23:
(:cell align=center valign=top :)
Changed lines 25-26 from:
(:cell align=left valign=top :) Lab 1: Introduction to the Jasmine OpenSSD Platform
(:cell
align=center valign=top :)
to:
(:cell align=left valign=top :) Designing Embedded Systems
(:cell align=center valign=top :) Chap. 1
Changed line 29 from:
(:cell align=left valign=top :) Serial ATA (SATA) Interface
to:
(:cell align=left valign=top :) Lab 2: DummyFTL
Changed line 33 from:
(:cell align=left valign=top :) Lab 2: DummyFTL
to:
(:cell align=left valign=top :) Serial ATA (SATA) Interface
Changed line 37 from:
(:cell align=left valign=top :) Serial ATA (SATA) Interface (con'td)
to:
(:cell align=left valign=top :) Lab 3: Iometer
Changed line 41 from:
(:cell align=left valign=top :) Lab 3: Iometer
to:
(:cell align=left valign=top :) Serial ATA (SATA) Interface (con'td)
Changed line 45 from:
(:cell align=left valign=top :) NAND Flash Memory
to:
(:cell align=left valign=top :) Lab 4: TutorialFTL
Changed line 49 from:
(:cell align=left valign=top :) Lab 4: TutorialFTL
to:
(:cell align=left valign=top :) NAND Flash Memory
Changed line 53 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) I
to:
(:cell align=left valign=top :) Lab 5: GreedyFTL
Changed line 57 from:
(:cell align=left valign=top :) Lab 5: GreedyFTL
to:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) I
Changed line 61 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) II
to:
(:cell align=left valign=top :) Lab 6: GreedyFTL (cont'd)
Changed line 65 from:
(:cell align=left valign=top :) Lab 6: GreedyFTL (cont'd)
to:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) II
Changed line 77 from:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) III
to:
(:cell align=left valign=top :) Lab 7: GreedyFTL (cont'd)
Changed line 81 from:
(:cell align=left valign=top :) Lab 7: GreedyFTL (cont'd)
to:
(:cell align=left valign=top :) Flash Translation Layers (FTLs) III
February 15, 2013, at 03:18 PM by 115.145.179.182 -
Changed line 72 from:
(:cellnr align=center valign=top :) 4/24 (Th)
to:
(:cellnr align=center valign=top :) 4/24 (W)
February 15, 2013, at 03:18 PM by 115.145.179.182 -
Added lines 1-147:
!! ICE3028: Embedded Systems Design (Spring 2013)

!!! [Schedule]

''The following schedule is tentative and subject to change without notice.''

(:table border=0 width=95% align=left :)
(:cellnr width=12% align=center valign=top :) '''Day'''
(:cell width=50% align=center valign=top :) '''Topic'''
(:cell width=20% align=center valign=top :) '''Reading'''
(:cell width=18% align=center valign=top :) '''Misc.'''
(:cellnr align=center valign=top :) 3/4 (M)
(:cell align=left valign=top :) Course outline
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/6 (W)
(:cell align=left valign=top :) Introduction to Embedded Systems
(:cell align=center valign=top :) Chap. 1
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/11 (M)
(:cell align=left valign=top :) Designing Embedded Systems
(:cell align=center valign=top :) Chap. 1
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/13 (W)
(:cell align=left valign=top :) Lab 1: Introduction to the Jasmine OpenSSD Platform
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/18 (M)
(:cell align=left valign=top :) Serial ATA (SATA) Interface
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/20 (W)
(:cell align=left valign=top :) Lab 2: DummyFTL
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/25 (M)
(:cell align=left valign=top :) Serial ATA (SATA) Interface (con'td)
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 3/27 (W)
(:cell align=left valign=top :) Lab 3: Iometer
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/1 (M)
(:cell align=left valign=top :) NAND Flash Memory
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/3 (W)
(:cell align=left valign=top :) Lab 4: TutorialFTL
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/8 (M)
(:cell align=left valign=top :) Flash Translation Layers (FTLs) I
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/10 (W)
(:cell align=left valign=top :) Lab 5: GreedyFTL
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/15 (M)
(:cell align=left valign=top :) Flash Translation Layers (FTLs) II
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/17 (W)
(:cell align=left valign=top :) Lab 6: GreedyFTL (cont'd)
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/22 (M)
(:cell align=left valign=top :) No class (Midterm exam week)
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/24 (Th)
(:cell align=left valign=top :) No class (Midterm exam week)
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 4/29 (M)
(:cell align=left valign=top :) Flash Translation Layers (FTLs) III
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/1 (W)
(:cell align=left valign=top :) Lab 7: GreedyFTL (cont'd)
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/6 (M)
(:cell align=left valign=top :) ARM Processor
(:cell align=center valign=top :) Chap. 2
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/8 (W)
(:cell align=left valign=top :) ARM Instruction Set Architecture
(:cell align=center valign=top :) Chap. 2
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/13 (M)
(:cell align=left valign=top :) Input/Output
(:cell align=center valign=top :) Chap. 3
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/15 (W)
(:cell align=left valign=top :) Invited Talk
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/20 (M)
(:cell align=left valign=top :) Project #2 Proposal
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/22 (W)
(:cell align=left valign=top :) Memory & Bus
(:cell align=center valign=top :) Chap. 4
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/27 (M)
(:cell align=left valign=top :) I/O Devices & Debugging
(:cell align=center valign=top :) Chap. 4
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 5/29 (W)
(:cell align=left valign=top :) Operating systems
(:cell align=center valign=top :) Chap. 4
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/3 (M)
(:cell align=left valign=top :) Project #2 Progress report
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/5 (W)
(:cell align=left valign=top :) Scheduling
(:cell align=center valign=top :) Chap. 6
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/10 (M)
(:cell align=left valign=top :) Power management
(:cell align=center valign=top :) Chap. 6
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/12 (W)
(:cell align=left valign=top :) Project #2 Presentation
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/17 (M)
(:cell align=left valign=top :) %red%Final exam%%
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:cellnr align=center valign=top :) 6/19 (W)
(:cell align=left valign=top :) -
(:cell align=center valign=top :)
(:cell align=center valign=top :)
(:tableend:)

[[<<]]\\

%frame%''Credit: Most of slides for this lecture are based on materials provided by the textbook publisher.''