

EEE3050 Theory on Computer Architectures (Spring 2017)  
Prof. Jinkyu Jeong

# Appendix - Modules

---

2017.05.11

TA 이규선(GYUSUN LEE) / 안민우(MINWOO AHN)

# Part B: hazard module

---

- This module produces,
  - Forwarding control signals
    - **ForwardAD**
    - **ForwardBD**
    - **ForwardAE**
    - **ForwardBE**
  - **Stall** signal
    - To freeze IF and ID stage and flush the ID/EX pipeline register
      - Due to data hazard
  - **Flush** signal
    - To flush the IF/ID pipeline register
      - Due to control hazard (context switching)

# Part C: branch\_predictor module

---

- This module produces,
  - Branch Prediction signal: IF\_prdTaken
  - Branch target address: IF\_pc\_bp
- This module stores,
  - Branching result: WB\_btaken
  - Branched address: WB\_btgt

# Part C: misprediction\_control module

---

- This module detects,
  - Branch misprediction
    - IF stage prediction vs. ID stage calculation
      - Taken or not
      - Address to go
- When detects misprediction
  - Stall the pipeline
  - Correct the program counter

# The Big Picture

