Advanced Instruction Level Parallelism

Jin-Soo Kim (jinsookim@skku.edu)
Computer Systems Laboratory
Sungkyunkwan University
http://csl.skku.edu

SKK UNIVERSITY

ILP

- **Instruction-Level Parallelism (ILP)**
  - Pipelining: executing multiple instructions in parallel
  - To increase ILP
    - Deeper pipeline
      - » Less work per stage ⇒ shorter clock cycle
    - Multiple issue
      - » Replicate pipeline stages ⇒ multiple pipelines
      - » Start multiple instructions per clock cycle
      - » CPI < 1, so use instructions per cycle (IPC)
      - » E.g., 4GHz 4-way multiple-issue:
        16 BIPS, peak CPI = 0.25, peak IPC = 4
      - » But dependencies reduce this in practice

Multiple Issue

- **Static multiple issue**
  - Compiler groups instructions to be issued together
  - Packages them into "issue slots"
  - Compiler detects and avoids hazards

- **Dynamic multiple issue**
  - CPU examines instruction stream and chooses instructions to issue each cycle
  - Compiler can help by reordering instructions
  - CPU resolves hazards using advanced techniques at runtime

Speculation (1)

- **"Guess" what to do with an instruction**
  - Start operation as soon as possible
  - Check whether guess was right
    - If so, complete the operation
    - If not, roll-back and do the right thing
  - Common to static and dynamic multiple issue
- **Examples**
  - Speculate on branch outcome
    - Roll back if path taken is different
  - Speculate on load
    - Roll back if location is updated

Speculation (2)

- **Compiler speculation**
  - Compiler can reorder instructions
    - E.g., move load before store
  - Can include "fix-up" instructions to recover from incorrect guess

- **Hardware speculation**
  - Hardware can look ahead for instructions to execute
  - Buffer results until it determines they are actually needed
  - Flush buffers on incorrect speculation

Speculation (3)

- **Speculation and exceptions**
  - What if exception occurs on a speculatively executed instruction?
    - E.g., speculative load before null-pointer check
  - Static speculation
    - Can add ISA support for deferring exceptions
  - Dynamic speculation
    - Can buffer exceptions until instruction completion (which may not occur)

Static Multiple Issue (1)

- **Compiler groups instructions into "issue packets"**
  - Group of instructions that can be issued on a single cycle
  - Determined by pipeline resources required

- **VLIW (Very Long Instruction Word)**
  - Think of an issue packet as a very long instruction
  - Specifies multiple concurrent operations

Static Multiple Issue (2)

- **Scheduling static multiple issue**
  - Compiler must remove some/all hazards
    - Reorder instructions into issue packets
    - No dependencies within a packet
    - Possibly some dependencies between packets
      - » Varies between ISAs; compiler must know!
    - Pad with nop if necessary

Static Dual-Issue MIPS (1)

- **Two-issue packets**
  - One ALU/branch instruction
  - One load/store instruction
  - 64-bit aligned
    - ALU/branch, then load/store
    - Pad an unused instruction with nop

Address	Instruction type	Pipeline Stages						
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB

Static Dual-Issue MIPS (2)



Static Dual-Issue MIPS (3)

- **Hazards in the dual-issue MIPS**
  - More instructions executing in parallel
  - EX data hazard
    - Forwarding avoided stalls with single-issue
    - Now can't use ALU result in load/store in same packet

      → Split into two packets, effectively a stall

```
add  $t0, $s0, $s1
lw   $s2, 0($t0)
```

  - Load-use hazard
    - Still one cycle use latency, but now two instructions
  - More aggressive scheduling required

Static Dual-Issue MIPS (4)

- **Scheduling example**

```
Loop: lw   $t0, 0($s1)      # $t0 = array element
      addu $t0, $t0, $s2    # add scalar in $s2
      sw   $t0, 0($s1)      # store result
      addi $s1, $s1, -4     # decrement pointer
      bne  $s1, $zero, Loop # branch if $s1 != 0
```

	ALU/branch	Load/store	cycle
Loop:	nop	lw $t0, 0($s1)	1
	addi $s1, $s1,-4	nop	2
	addu $t0, $t0, $s2	nop	3
	bne $s1, $zero, Loop	sw $t0, 4($s1)	4

- IPC = 5/4 = 1.25 (cf. Peak IPC = 2)

Static Dual-Issue MIPS (5)

- **Loop unrolling**
  - Replicate loop body to expose more parallelism
    - Reduces loop-control overhead
  - Use different registers per replication
    - Called "register renaming"
    - Avoid loop-carried "anti-dependencies"
      - » Store followed by a load of the same register
      - » Aka "name dependence": reuse of a register name

Static Dual-Issue MIPS (6)

- **Loop unrolling example**

	ALU/branch	Load/store	cycle
Loop:	addi $s1, $s1,-16	lw $t0, 0($s1)	1
	nop	lw $t1, 12($s1)	2
	addu $t0, $t0, $s2	lw $t2, 8($s1)	3
	addu $t1, $t1, $s2	lw $t3, 4($s1)	4
	addu $t2, $t2, $s2	sw $t0, 16($s1)	5
	addu $t3, $t3, $s2	sw $t1, 12($s1)	6
	nop	sw $t2, 8($s1)	7
	bne $s1, $zero, Loop	sw $t3, 4($s1)	8

- IPC = 14/8 = 1.75
  - Closer to 2, but at cost of registers and code size

Dynamic Multiple Issue (1)

- **"Superscalar" processors**
  - CPU decides whether to issue 0, 1, 2, … each cycle
    - Avoiding structural and data hazards
  - Avoids the need for compiler scheduling
    - Though it may still help
    - Code semantics ensured by the CPU

- **In-order vs. out-of-order (OOO)**

Dynamic Multiple Issue (2)

- **Dynamic pipeline scheduling**
  - Allow the CPU to execute instructions out of order to avoid stalls
    - But commit result to registers in order
- **Example:**

```
lw   $t0, 20($s2)
addu $t1, $t0, $t2
sub  $s4, $s4, $t3
slti $t5, $s4, 20
```

  - Can start `sub` while `addu` is waiting for `lw`

Dynamic Multiple Issue (3)

- Dynamically scheduled CPU



Dynamic Multiple Issue (4)

- **Register renaming**
  - Reservation stations and reorder buffer effectively provide register renaming
  - On instruction issue to reservation station
    - If operand is available in register file or reorder buffer
      - » Copied to reservation station
      - » No longer required in the register; can be overwritten
    - If operand is not yet available
      - » It will be provided to the reservation station by a function unit
      - » Register update may not be required

Dynamic Multiple Issue (5)

- **Speculation**
  - Predict branch and continue issuing
    - Don't commit until branch outcome determined
  - Load speculation
    - Avoid load and cache miss delay
      - » Predict the effective address
      - » Predict loaded value
      - » Load before completing outstanding stores
      - » Bypass stored values to load unit
    - Don't commit load until speculation cleared

Dynamic Multiple Issue (6)

- **Why do dynamic scheduling?**
  - Why not just let the compiler schedule code?
  - Not all stalls are predictable
    - E.g., cache misses
  - Can't always schedule around branches
    - Branch outcome is dynamically determined
  - Different implementations of an ISA have different latencies and hazards

Dynamic Multiple Issue (7)

- **Does multiple issue work?**
  - Yes, but not as much as we'd like
  - Programs have real dependencies that limit ILP
  - Some dependencies are hard to eliminate
    - E.g., pointer aliasing
  - Some parallelism is hard to expose
    - Limited window size during instruction issue
  - Memory delays and limited bandwidth
    - Hard to keep pipelines full
  - Speculation can help if done well

Dynamic Multiple Issue (8)

- **Power efficiency**
  - Complexity of dynamic scheduling and speculations requires power
  - Multiple simpler cores may be better

Microprocessor	Year	Clock Rate	Pipeline Stages	Issue width	OOO/ Speculation	Cores	Power
i486	1989	25MHz	5	1	No	1	5W
Pentium	1993	66MHz	5	2	No	1	10W
Pentium Pro	1997	200MHz	10	3	Yes	1	29W
P4 Willamette	2001	2000MHz	22	3	Yes	1	75W
P4 Prescott	2004	3600MHz	31	3	Yes	1	103W
Core	2006	2930MHz	14	4	Yes	2	75W
UltraSparc III	2003	1950MHz	14	4	No	1	90W
UltraSparc T1	2005	1200MHz	6	1	No	8	70W

Opteron X4 Microarchitecture



Opteron X4 Pipeline Flow

- **For integer operations**



  - FP is 5 stages longer
  - Up to 106 RISC-ops in progress

- **Bottlenecks**
  - Complex instructions with long dependencies
  - Branch mispredictions
  - Memory access delays

Nehalem Microarchitecture



Core i7
Core i5

Fallacies

- **Pipelining is easy (!)**
  - The basic idea is easy
  - The devil is in the details
    - E.g., detecting data hazards
- **Pipelining is independent of technology**
  - So why haven't we always done pipelining?
  - More transistors make more advanced techniques feasible
  - Pipelined-related ISA design needs to take account of technology trends
    - E.g., predicated instructions

Pitfalls

- **Poor ISA design can make pipelining harder**
  - E.g., complex instruction sets (VAX, IA-32)
    - Significant overhead to make pipelining work
    - IA-32 micro-op approach
  - E.g., complex addressing modes
    - Register update side effects, memory indirection
  - E.g., delayed branches
    - Advanced pipelines have long delay slots

Concluding Remarks

- **ISA ⇔ Datapath & control**
  - ISA influences design of datapath and control
  - Datapath and control influence design of ISA
- **Pipelining improves instruction throughput using parallelism**
  - More instructions completed per second
  - Latency for each instruction not reduced
- **Hazards: structural, data, control**
- **Multiple issue and dynamic scheduling (ILP)**
  - Dependencies limit achievable parallelism
  - Complexity leads to the power wall